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ABSTRACT 
Bulk silicon substrates are a common characteristic of nearly all commercial, 
Complementary Metal-Oxide-Semiconductor (CMOS), integrated circuits. These 
devices operate well on Earth, but are not so well received in the space environment. An 
alternative to bulk CMOS is the Silicon-On-Insulator (SOI), in which a &electric isolates 
the device layer from the substrate. SO1 behavior in the space environment has certain 
inherent advantages over bulk, a primary factor in its long-time appeal to space-flight IC 
designers. 
The discussion will investigate the behavior of the Partially-Depleted SO1 (PDSOI) 
device with respect to some of the more common space radiation effects: Total Ionized 
Dose (TID), Single-Event Upsets (SEUs), and Single-Event Latchup (SEL). Test and 
simulation results from the literature, bulk and epitaxial comparisons facilitate 
reinforcement of PDSOI radiation characteristics. 
1.0 Introduction 
Semiconductor Field Effect Transistor (MOSFET). Complementary MOS (CMOS) 
circuits make use of both MOSFET types: N-channel MOS (NMOS) and P-channel 
MOS (PMOS). CMOS is almost single-handedly responsible for the rapid acceleration 
of personal computer power in line with Moore’s famous law. 
cannot place a personal computer in the space environment and expect it to function for 
long. One of the main reasons for the rapid degradation of commercial electronics 
outside the Earth’s atmosphere is the natural space radiation environment. Aside from 
man-made radiation found in nuclear power and weapons application, very little high- 
energy radiation impinges on terrestrial electronics; explaining why people rarely 
consider radiation when purchasing their home computer. 
There are many ways in which radration can damage electronics. Three are the 
discussion’s focus: Total Ionizing Dose (TID), Single Event Upsets (SEU) and Single- 
Event-Latch-up (SEL). All involve the penetration of highly charged particles into 
sensitive regions of an integrated circuit. Other Single-Event Effects (SEE), such as 
Analog and Digital Single-Event Transients (ASETs, and DSETs, respectively), are 
covered in brief. 
Once upon a time, the aerospace industry was the dmer of both space-flight and 
commercial electronics development. The decline in government-funded space 
endeavors and the personal computer boom has had its impact on development of space- 
qualified electronics. As a result, many integrated circuits whose designs date back to the 
70’s and 80’s still find heavy use on spaceflight designs. To utilize functionality found 
on commercial, terrestrial integrated circuits (ICs), spaceflight programs often fund 
A ubiquitous element of today’s integrated circuits is the Metal-Oxide- 
It is not well known, outside the science and engineering community, that one 
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development of Application Specific Integrated Circuits (ASICs). These custom ICs are 
expensive, but yield the low power and rahation tolerance needed to get the job done. 
Over the past 40 years, many military and aerospace ASICs have been built utilizing 
Silicon-On-Insulator (SOD technologyr’]. 
behavior of the SO1 MOSFET, due to its inherent hgh-frequency and low-power 
characteristics r21. The commercial investment in SO1 meant the radiation-effects 
understanding of SO1 refined, to the benefit of the space-flight design community. 
The fundamental reasons for the rise of CMOS fabricated on a bulk substrate are 
due to availability of materials and processing techniquesI2l. At the time CMOS rose in 
popularity, device deposition onto an insulator, hence separating device and substrate, 
was simply not feasible. In the past twenty years, process techniques advanced, the SO1 
concept has been revisited, and the technology gained enough steam to progress from 
obscure to nearly mainstream. With CMOS underpinning the vast majority of today’s 
circuits, it is not surprising the MOSFET is the most common implementation of Silicon- 
On-Insulator technology. 
Typical CMOS is fabricated on a “bulk” substrate. In the device of Figure lb, the 
n-channel device structure on the left incorporates the substrate. The p-channel device on 
the right of Figure l b  is formed by diffusing an n-well into the p-substrate. In an SO1 
device (Figure la), a thick, insulating, Si02 layer isolates adjacent devices from each 
other and the substrate. This conceptually simple rearrangement yields significant 
behavioral changes. For terrestrial and space-borne electronics, particular 
implementations of SO1 can result in lower power, faster switching, and improved 
radiation performance[21. The focus of this discussion is on the latter of the three: how 
the Partially-Depleted SO1 CMOS device behaves with respect to common space 
radiation effects . 
Recently, the commercial electronics industry invested heavily to understand the 
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Figure 1: Bulk (a) and SO1 (b) CMOS comparison. 
2.0 The SO1 MOSFET 
2.1 Overview 
has risen in popularity, it is still considered a specialty area, and a demonstration of its 
basic behavior warrants discussion. The following discussions assume an n-channel, 
enhancement device, unless otherwise noted. By default, equations will represent long- 
channel approximations for simplicity. 
The basic operation of the bulk MOSFET is well d~cumented[~.~’. Although SO1 
2.2 Silicon-On-Insulator Types 
depleted (PD, PDSOI) and fully-depleted (FD, FDSOI) lies in the thickness, tsi, of the 
silicon device layer. The device-layer thickness dictates the degree to which the silicon 
Two primary SO1 implementations exist. The difference between partially 
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under the gate can deplete. The bulk-device, depletion-region width, xd, maximizes at 
channel inversion onset, and 
where @p is the charge-neutral body potential, given by 
kT 
Qp = -1n (:) 
4 
In a partially-depleted device (Figure Za), the device-layer width is tSi>2*~dma~, and 
applied gate voltage can never deplete the entire channel. In contrast, the fully-depleted 
device (Figure 2b) has t s i < X b ,  and an applied gate bias can deplete the entire device 
1 fer. 
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Figure 2: In the PDSOI device (a), the front and back-gate depletion regions never interact, as in the FDSOI device (b). 
The difference determinant between the SO1 implementations is evident when one 
observes the FDSOI overlap of front-and-back gate depletion regions (Figure 2b). The 
front and back regions can each accumulate, deplete, or invert, resulting in nine possible 
FDSOI modes of operation. The lack of contact between the front and back depletion 
regions is a major factor in PDSOI behavior as compared to bulk. The buried oxide 
isolates the body from the substrate, and a neutral, floating body is possible in PDSOI. 
When the body is terminated, the basic PDSOI characteristics mirror bulk. However, 
perfect body termination is often unrealizable; hence the ‘floating body effect’ is the 
major influence on PDSOI device behavior. 
Due to the sophistication required of FDSOI wafer fabrication, the first commercial 
manufacture of FDSOI devices did not occur until 2002[51. In general, the FDSOI device 
To date, PDSOI has been most widely embraced by commercial manufacturers. 
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is also more complex to analyze than PDSOI. Conveyance of the fundamental principles 
of radiation response in SO1 compare to bulk is more clearly achieved using the PDSOI 
model, and as such, the n-channel, enhancement-mode, PDSOI device forms the basis of 
comparison for the remainder of the discussion. 
p substrate (back gate) 
2.3 Floating-Body Effects in PDSOI 
p substrate (back gate) 
2.3.1 Overview 
silicon, body region. When the body is tied to a reference potential, PDSOI behavior 
mirrors bulk, and is classically expressed as 
The fiont-and-back depletion regions of the PDSOI device sandwich a neutral, 
[31,[41 
VQ 
+ vs t + vs 
V G  
t VO 
and 
where VFB is the flat-band voltage, and Cox the oxide capacitance. Q d  is the depletion- 
layer charge; negative in the case of an n-channel device. 
Q d  = - q N a  (4) 
Figure 3: Transistors (a), capacitors, and diodes (b) embedded in the PDSOl MOSFET structure. 
Unfortunately, the practical implementation of body ties is not a trivial matter. 
The un-terminated body charge can vary over time with applied terminal voltages. 
Charge flows into the body via two mechanisms: impact ionization current near the drain 
junction (represented by the current source in Figure 3a), and leakage current across the 
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reverse-biased drain-body and source-body diodes (Figure 3b). Both of these 
mechanisms cause the body to accumulate charge, and vary in potential. Two means 
exist for the body to relinquish its charge. Over time, enough charge accumulates in the 
body to forward bias one of the junction diodes, and the body passes current to either the 
source or drain. Second, a source or drain voltage rise capacitively couples to the body; 
the body-potential rise may forward-bias one of the junctions and also pass current 
through the devicef6]. 
With the source used as a reference potential, equations (3) and (4) can be rewritten to 
include the influence of drain (VD) and body (VB)  potential^'^' in a device: 
Body-bias variance affects the threshold voltage and current drive of the device. 
Q d  = -,/( 2Esqi%( 2 lap1 + VD - v.) (6) 
A typical dependence of threshold voltage on body potential is shown in the dotted line 
of Figure 4. In typical SO1 applications, V@; the converse is typical for bulkr7]. 
An increase in body-potential for the n-channel device lowers the threshold 
voltage, resulting in an increase in drain current[41: 
W 
L 
where k = ,&Cox-, andvc the gate voltage. 
2.4 Impact Ionization and the B JT Effect 
2.4.1 Impact-Ionization Mechanisms 
when a high electric field (E) and current density (7) run concurrently in a device. The 
recombination rate, R, in a device due to impact ionization can be expressed as 
Impact ionization is a purely generative process in semiconductors that occurs 
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where negative R indicates net generation. Gf and G; are the electron-and-hole impact- 
ionization generation rates, respectively, and defined as 
0- (9) 
Equations (9) and (10) can be boiled down to their pertinence by ignoring the constants a 
and p, and empirical expression Ec*t, and instead qualitatively observing generation is a 
maximum when the field and current are high and in the same direction. In a MOSFET, 
this scenario occurs near the reverse-biased, drain depletion region, where the channel 
current ( Id )  runs in the same direction as a high electric field caused byvm . Under the 
influence of the drain electric field, the generated electrons and holes sweep into the drain 
and body, respectively. This mechanism is equivalent to a current source (I&) from 
drain to body, as shown in Figure 3a. 
For bulk devices, impact ionization results in device wear-out over time. Several, 
more interesting, effects occur in the PDSOI device. The influx of body current increases 
the floating-body potential and causes fluctuations in the threshold voltage, Vrh . In the 
sub-threshold region ( VG < v t h  ), the weak-inversion drain current is still large enough to 
cause impact ionization at the drain. The subsequent decrease in the threshold voltage 
causes the Z,(VG) curve to shift to the left, and the slope of the sub-threshold current can 
increase up to 60mV/de~ade[~]. These unwanted effects are further compounded by a 
bipolar-junction transistor (BJT) structure inherent in the device (Figure 3a). 
2.4.2 BJT Effects 
The n-channel, SO1 MOSFET source, floating-body, and drain act as BJT emitter, 
base, and collector of a BJT, respectively. The BJT amplifies the body current by its gain 
factorpr , resulting in a drain-current increase 
h l D  = f l  fIbody = p fz&. (1 1) 
Given high minority carrier lifetimes and significant drain voltage, the BJT can 
induce a positive-feedback loop that creates an infinite sub-threshold slope and hysteretic 
behavior in the device I ,  (VG) curve. If Vo is large enough, the positive-feedback loses its 
hysteretic behavior, disallows device turn-off, leading to device latch-up, as shown in 
Figure 512]. Body ties to a reference potential allow the generated holes a path to leave 
the device, and eliminate this unwanted effect. 
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Figure 5: Illustration of the single-transiStor latch. “Normal” subthreshold slope at low drain 
voltage (a), infinite subthreshold slope and hystemsis @) and device “latch-up” ( c ) ~ ’ .  
2.4.3 Body Ties 
nuisance. Nullification of the floating-body effects means assets of SO1 can be achieved 
with the same device behavior as bulk. It appears much more sensible to tie the body to a 
known reference potential and forget about the floating-body effects. 
All of these statements are true. If the body is tied to a ground reference, the 
charge associated with the floating body has an escape path, and the characteristics of the 
PDSOI transistor mirror those of bulk. However, the practical reality is not quite so 
simple. When one takes a device-level perspective, the issue becomes clear. Creation of 
an indvidual, low-resistance, body tie for each transistor consumes significant space in 
the device. From the typical example shown in Figure 4, one can see the resistance, and 
hence, potential, vary for each transistor body due to the varied distances to the shared 
contact. Figure 7 shows the bipolar gain flf as a function of distance from the body 
contact‘’’. The end result is not every MOSFET’s BJT can fully disable; some are still 
able to turn on and amplify Ibbody. Therefore, arrangement of the body contacts within a 
PDSOI device is crucial to suppressing the BJT effect. 
It seems the entire floating-body characteristic of the PDSOI MOSFET is a real 
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Figure 6: 3D representation of a NMOS/SOI transistor with external body 
contact (BC), showing the parasitic BJT connecting source and drainp1 
12 I 
Sophisticated techniques exist for terminating the body, and radiation-hard devices have 
been created using these approaches. However, the problem persists as device size 
decreases, and more novel approaches for device geometries are required. 
2.4.4 The Back-Side Device: A Second MOSFET 
A close look at the SO1 MOSFET structure reveals not one, but two MOS 
devices. The back-channel device utilizes the BOX as a gate oxide, substrate as a back 
gate, and device-layer SUBOX interface as a channel. The applied back-gate voltage can 
cause accumulate, deplete, or invert the back channel, as in any MOS structure. Since the 
source and drain permeate through the entire device layer, the inverted channel permits 
an undesired leakage current in the device. Significant leakage current can shift the 
primary device’s threshold voltage to the point of failure. Deep back-side doping and 
substrate grounding raise the threshold voltage of the back-side device, and minimize its 
deleterious effects[61. 
The fundamental, characteristic dfferences between PDSOI devices and their 
bulk cousins are due to the un-terminated body in PDSOI transistors. The floating body 
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effects lead to threshold and drain current fluctuations, and a parasitic BJT with the 
potential to seriously damage the device. The floating body effects can be alleviated 
using body contacts. Additionally, an embedded, second MOS structure can produce 
unwanted effects in the SO1 device. The radation environment aggravates the PDSOI’s 
weak points, and though complex, body ties and back-gate adjustments become 
absolutely necessary. The basic radiation mechanisms will find context via the 
subsequent discussion of the space ra&ation environment. 
3.0 The Space Radiation Environment 
3.1 Informal definition of the space radiation environment 
The word radiation often carries a loosely-defined, science-fiction inspired, 
connotation. Radiation is some sophisticated, invisible energy blasted from futuristic 
cannons between groups of futuristic humans and antagonist aliens, all brought to life by 
low-tech, 1950s, sci-fi ‘B’ movies. The fact is one can conceive radiation as something 
simple and base; radiation means concentrations of highly-energetic particles. On Earth, 
electronic devices experience radiation primarily via man-made forms; nuclear weapons 
and power plants are two common examples. 
departs from the planet’s terrestrial environment, and enters another: the space radiation 
environment. The Earth’s environments depend on a slew of factors, and are highly 
variable; space’s environments are no exception. Concentrations and types of particles 
presented to a device in orbit depend primarily on s acecraft altitude and angle of 
inclination, solar activity, and spacecraft shielding I. 
Further, two primary sources of particles are of interest in studying device 
radiation response. Cosmic rays, both of solar and galactic origin, bring particles from 
outside the Earth’s atmosphere. Heavy ions and highly-energetic protons typically 
comprise cosmic rays. Protons, electrons, and some heavy ions trapped inside the Earth’s 
magnetic field constitute the second type of space radiation experienced by space-flight 
electronics. 
An electronic device onboard a spacecraft ascends from the Earth’s surface, 
g 
3.2 Sources and Distribution of Radiation 
3.2.1 Cosmic Rays: Galactic and Solar 
ever-present background radiation. This background is comprised of 87 percent protons, 
12 percent He nuclei, and 1 percent heavier ions[*’’. This composition can be deceiving. 
When one considers Single Event Effects (SEE), heavy ions often deposit more energy 
per path-length than protons. 
of the background GCR, and the variable solar cosmic rays. Not surprisingly, solar 
cosmic rays vary with solar activity. The solar cycle is, on average, 22 years long, with 
Galactic Cosmic Rays (GCR) originate outside of the solar system, and form an 
The total radiation due to cosmic rays experienced by a device in space is the sum 
10 of 23 
peaks in activity every 11 years. Solar flares are random events, addmg energetic protons 
(90-95%), alpha particles, and heavy ions to the GCR. Solar flares typically reach Earth 
within 10 minutes of emission, peak in two hours to one day, and die out within a week. 
3.2.2 The Magnetosphere 
magnetosphere both traps and dictates particle motion within the field. These particle 
concentrations move both spirally between the Earth’s poles, and in an east-west 
(electrons and protons, respectively) drift. Over time, particle motion creates zones of 
motion referred to as the Van Allen Belts. Two zones comprise the Van Allen Belts; an 
inner zone and an outer zone. 
The magnetosphere is a volumetric magnetic field surrounding Earth. The 
Protons Electrons 
Influenced by Earth’s magnetic fie& charged partides 
engage in a complex dance of motions as each one 
spirals around a magnetic field line. bounces badc and 
irth between the hemispheres, and drifts arwnd the 
~ ~ t O M e ~ , a n d p r o t o n S t O t h e w e s t  
, Outer (electron) zone E 
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In the inner zone, GCR collisions with atmospheric atoms produce secondary 
neutrons. These neutrons tend to decay to inner-zone protons, with intensity peaks at 
roughly 3000 km above Earth's surface. The GCR's slow time variance and its relatively 
long particle lifetimes give the inner zone a fairly stable characterization. However, the 
inner belt has one variation of significant importance. The South Atlantic Anomaly 
(SAA) is the result of an imperfection in the Earth's geomagnetic sphere above the South 
Atlantic Ocean. In Low-Earth Orbit (LEO), proton-flux-increases of up to four orders of 
magnitude, with energies greater than 30 MeV, exist in the SAA as compared to other 
regions of the Earth. Radiation effects associated with high-energy particles, such as 
SEE, dramatically increase in occurrence over the SAA. 
interplanetary magnetic fields, both sources of a highly variable nature, characterize the 
outer zone. The more volatile zone consequently has shorter trapped-particle lifetimes 
and the highest energies of tra ped electrons. Electrons in the outer Van Allen Belts 
reach energies up to 7 MeV["'with peak intensities in the 12,000 to 22,000 km altitude 
ange[l0'. 
One could argue, at the most base level, electronic devices are simply man-made 
structures, composed of carefully selected and processed materials, with the sole purpose 
of moving charge in specific directions, at specific rates. To the degree of fabrication 
precision, IC designs are intricate, careful, and deliberate; charge is intended to operate in 
a very particular way. When bombarded with heavily energetic particles of a quasi- 
random nature, the result is not surprising: the impinging charges make the device work 
in a way in which it was not intended. Some effects cause the device to slowly degrade 
over time, and some result in immediate failure. Other effects are 'soft;' since they do 
not result in permanent failure, proper operation can be restored. A chart of radiation 
effects for various orbits is shown in Figure 10. 
The outer zone is more volatile. Particle interactions from solar activity and 
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4.0 SO1 and Radiation Effects 
4.1 SO1 and Single-Event Effects (SEE) 
4.1.1 SO1 and Single-Event Latchup (SEL) 
One of the most severe effects of radiation on CMOS devices is CMOS latch-up. 
Examination of the fundamental bulk device structure shown in Figure la  may lead one 
to question if the lack of isolation between adjacent devices has any impact on operation. 
A closer look reveals the basic CMOS device structure creates two parasitic transistor 
elements, shown in Figure 11. These parasitic elements form an interconnected npn and 
pnp bipolar transistor structure, or thyristor, in the device (Figure 12). Thyristors are ’ 
feedback devices commonly used to switch large but in the CMOS device, 
they are a nascent time-bomb. 
Figure. 11: Cross d o n  of a p-well CMOS inverter, with parasitic elements pertinent to latch-up” 
I *v, 
Rw 
Figure 12: Circuit and schematic representation of the thyristor, created via cross- 
coupled, parasitic npn and pnp transistors in p-well CMOS[31 
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parasitic current source b. The dashed lines surround all elements connected 
between the well and substrate nodes” 
A Single-Event Effect (SEE) occurs via the transient current-spike caused by a 
heavy-ion impact. In the case of SEL, a transient current spike can turn on the base of 
either parasitic transistor embedded in the thyristor structure. In normal operation, the 
current source of Figure 3 is typically low in magnitude, and the possibility of latch-up is 
virtually non-existent. In space, a transient current spike increases Io (from Figure 13), 
and activates the thyristor. A low-impedance current path from the power supply to 
ground flows, effectively shorting out the device. Once high currents flow, the device 
often fails. Silicon-on-insulator SEL response is quite simple; in SOI, adjacent device 
isolation eliminates the possibility of latch-up entirely. Elimination of latch-up is one of 
the primary reasons why SO1 was originally adopted by the aerospace and military 
industries. 
4.1.2 Basic Mechanisms of Single-Event Upsets (SEU) 
bistable element caused by the impact of an energetic heavy ion or proton” within a 
device[13]. The particle entry results, either directly or indirectly, in the generation of 
electron-hole pairs in or near a reverse-biased depletion region, which then manifests into 
a current spike in the device. If the current spike is sufficient in magnitude, it can cause 
the state of a memory cell or logic storage element to change states. 
Soft errors are non-destructive to the device, but can cause catastrophic system- 
level failures when the device is used in a critical application. Often, the affected 
element can be corrected by resetting or reprogramming the device. Just as a bullet fired 
into the ground loses energy as it travels through the layers of soil, a high energy particle 
Single-Event Upsets, or ‘soft errors,’ can be defined as “the change of state of a 
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slowly loses energy as it passes through an impacted device. As the particle traverses the 
device, it leaves behind an energetic, electron-hole plasma track, often referred to as a 
‘funnel.’ The density, mg/cm’ , of the impacted material normalizes the particle energy 
loss-per-unit-path, MeV/cm , resulting in a Linear Energy Transfer, dE/dx , expressed in 
units of MeV-cm2 /mg[141. Given a target material and value for the Linear Energy 
Transfer &ET) of a particle strike, one can calculate the charge deposition from the event 
as 
-= dN - dP = LET *[:I 
d x d x  
where rnv is the target-material density and w is the energy required to generate an 
electron-hole pair in the target material12’. 
sectional area. The LET threshold is the minimum LET required to facilitate an upset in 
a device. 
particle strikes, and decreases with device size. Specifically, the cross-sectional area is 
the ratio of the number of device upsets to the particle flux over a particular device 
surface area[”]. 
steady state, and deposited charge moves throughout the device in one or a combination 
of the three basic charge transport mechanisms: drift, diffusion, and recombination. This 
effect can be seen by the fundamental current continuity equations 
Two common terms associated with SEUs are the LET threshold and cross- 
The cross-sectional area represents the amount of device area sensitive to 
The charge left behind by a particle strike knocks the impacted device out of 
and 
- -  
where Jw, J&fl and R are the drift-and-diffusion current densities, and net recombination 
rate, respectively. 
The location of impact in the device, device design and device operating 
conQtions dictate how the generated charge moves throughout the device. Typically, the 
most sensitive section of a device to particle strikes is the reverse-biased pn junction. 
The field present in the junction immediately acts on the generated pairs, their drift 
results in a transient, “prompt” current within picoseconds (Figure 14). A second, 
delayed current component ( Q D ~  in the figure) results as carriers “generated beyond the 
depletion region can diffuse back toward the junction“41.” The diffusion component is 
not insignificant and can last as long as hundreds of nanoseconds. 
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Figure 1 4  Cosmic ray induced current pulse showing prompt components due to drift from the 
depletion region and charge funneling and the delayed component due to difision‘’-”. 
4.1.3 SO1 Response to SEUs 
The SO1 buried oxide splits the impacting particle’s ionization track into two 
isolated sections, as shown in Figure 15b. Whereas the bulk junction could collect charge 
from the entire ionization track, the only direct charge seen by the SO1 junction is the 
thinner upper section. Figure 16 reinforces the intuitive conclusion that the cross- 
sectional area of an SO1 device will be lower than for a bulk device of the same 
generation. Given the typical thickness of lOOnm for a rad-hard SO1 silicon film and 
10um for the bulk ionization track length, the ratio of the two values gives a theoretical, 
SEU-sensitivity reduction of 100 by using the SO1 device[13]. However, the reality is not 
as simple, or optimistic. 
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Figure 16: Sensitivity of the 68020 microprocessor, in CMOS/thick SO1 
technologies, for two different test programs[" '7. 
and CMOS/epi 
As previously discussed, heavy-ion strikes can generate carriers in the body of a 
PDSOI transistor. While the minority carriers recombine quickly, the majority carriers 
do not, and the floating-body potential rises. This rise in potential can easily activate the 
parasitic BJT structure, and the bipolar-amplified current adds to the hft current from 
the particle strike. In the case of PDSOI devices lacking body ties, the BJT effect on 
single-event transient currents can completely null the theoretical SEE sensitivity 
reduction mentioned above['31. Table I shows threshold LET and BJT gain factors for 
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various SO1 technologies. The effect of bipolar gain on SO1 behavior is alleviated, but 
not eliminated, by the use of body ties. 
Table I- Experimental and Calculated LET Threshold in SO1 SRAMs in 
MeV/(mg/cm2), Bipolar Amplification Factors p*f171 
Figure 17 succinctly illustrates both the charge collection and bipolar 
amplification theories associated with SO1 technology. In the bulk case, the decrease in 
cross-sectional area with device generation shows obvious improvements in collected 
charge at the struck node. However, for the SO1 case, the struck-node results are skewed, 
for two reasons. As the SO1 device geometries decrease, the relative improvement in 
cross sectional area is less for the SO1 device as compared to bulk. Secondly, the bipolar 
gain of the SO1 device tends to increase with reduction of gate length, explainin why the 
peak current for the 0.13 um case can be worse than for the 0.25 um generation' *I. F 
1SA 
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Figure 17: Peak transient current as a function of strike LET and technology scaling for bulk and SO1 technologies['*] 
4.2 SO1 and Total Ionizing Dose (TID) 
4.2.1 TID: Basic Mechanisms 
Total Ionizing 'Dose (TID) is the integrated process of space-radation-induced 
ionization within a device over a period of time; i.e. the life of a space-flight mission. 
The most common unit of dose is the rad. The most deleterious effect of TID on CMOS 
is on insulating materials within the device. Particles that impact an oxide under the 
presence of an electric field (Le. the gate oxide) generate carriers in the insulator. For 
gate oxides, the carriers move toward either the gate/SiO2 or Si/SiO2 interface. Most of 
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the electrons leave the oxide in picoseconds, but the leftover holes are slow to leave the 
oxide. Once the positively-charged holes transport out of the oxide, a fraction will 
become trapped at the Si/SiOz interface, either due to oxide vacancies or traps within the 
Si band-gap at the interface[”. 
In the case of the gate oxide, the ideally-insulating structure now contains positive 
charge that alters gate-voltage effectiveness. In equation (3, the threshold voltage can be 
defined as the amount of gate voltage necessary to create a depletion region charge, QD, 
$such that any additional gate voltage engenders an inversion-layer surface charge, Qs, in 
b ;rhe semifmductor. In Figure 18, the oxide and interface trapped charges, Qox and QF, 
‘cause a shift in @e flzft~tfahd p~@ntial, and hence the threshold voltage. If V: is the 
metal-semiconductor work-function difference a)Ms , the shift in flat-band voltage due to 
trapped charges is 
’ b $  
where &)is the oxide-trapped charge density as a function of position in the oxide. 
A 
M 0 S 
X 
Surface 
Charge (as) 
XOX 
- igure 18: Trapped charge in the MOS system. 
Consideration of equation (15) in terms of equation (5), one can see threshold 
voltage shifts are the end result for both types of traps. Oxide traps cause negative 
threshold voltage shifts for both n and p-type devices. Interface traps cause negative- 
voltage shifts for p channel, and positive shfts for n-channel, transistors[’]. 
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Gate threshold voltage shifts can affect both the functionality and performance of 
a device. Leakage-and-supply current increases, and timing failures, both result from 
sigmficant deviations in the threshold voltage. If A V t h  is large enough, the gate terminal 
can loses control of the transistor. In a digital application, the transistor becomes frozen 
in either the 'ON' or 'OFF' state[12]. 
Fabrication of thinner gate oxides reduces the amount of ionizing radiation in the 
insulator. Commercial technologies have been moving towards ultra-thn gate oxides as 
devices increase in speed and density[12], thereby becoming more radiation-hard by 
default. However, the gate oxide is not the only insulator in MOS transistors affected by 
radiation. The field oxides that separate transistors in a device can also trap positive 
charges, resulting in a channel of electrons below the oxide. The field oxides are much 
thicker than the gate oxides, and often poorly fabricated with respect to trapping 
properties. If enough holes are trapped in the field oxide, the channel can grow wide 
enough to permanently connect adjacent transistors. Another effect, called edge leakage, 
results when trapped charges form a path for leakage current along the channel of the 
device. The increase in ID under zero gate bias can be such that the device cannot be 
turned fully off; supply cunent increases, and if the power dissipation becomes high 
enough, the device can fail[']. 
4.2.3 SO1 Responses to TID 
Insertion of the thlck buried oxide underneath the device layer creates an increased 
possibility of charge traps for the SO1 device. The trapped charge can affect the 
threshold voltage of the back-gate transistor, and increase the leakage current of the 
primary (front-gate) transistor. The end effect is the same as in gate oxides; leakage 
current increases sufficiently to &sallow device control. This effect is illustrated in 
Figure 19. 
The SO1 device is inherently more sensitive to TID damage than its bulk cousin. 
5 
(1) @I 
Figure 19: I-V characteristics for (a) a back-gate transistor irradiated to 1 Mrad (Si02) and its effect on (b) the top-gate 
transistor leakage current. The transistors were irradiated in the OFF (VGS = VS = OV; VDS = 5V) bias condition[']. 
SO1 total-dose hardening can be acheved using process and device design 
techniques to reduce the effects of trapped charge in the buried oxidef6]. A novel 
approach to device design was achieved in the BUSFET, developed at Sandia in 1999. 
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The BUSFET design disallows the PDSOI source to permeate entirely through the device 
layer; the impact of back-side leakage current yields significant total-dose 
improvements['g1. However, as device geometries shrink, even more novel approaches 
must be achieved to further exploit SOI's assets while minimizing its TID weaknessesr2']. 
5 .O Conclusions 
The long-standing use of silicon-on-insulator technology in military and 
aerospace applications originated from inherent radiation performance advantages over 
bulk. Recent years have found SO1 utilized in Radio Frequency (RF) and high-speed 
microprocessors due to hi -frequency, low-power characteristics, and improved 
understanding of SOI's radiation characteristics, to the benefit of the aerospace 
community. The increasing use of SO1 in commercial devices has the potential to yield 
radiation-hard, high-performance devices for future space-flight designs. 
The SO1 device does not come without its foibles. The floating-body and back- 
channel effects not only skew device behavior at placid conditions, but m a p f y  the 
impact of radiation in the hostile space environment. These factors require the device 
designer take special precautions; particular process or design techniques often 
necessitate development of SO1 devices to withstand harsh environments. Regardless, 
SOI's progress from niche toward mainstream shows no signs of reduction, and design 
techniques will continue to evolve as we approach Moore's barrier and beyond. 
processing capabilities[211 P 21[21. Commercialization of SO1 facilitated accelerated 
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6.0 Personal Conclusions 
the study of radiation effects in devices. When I realized I had to pick a specific device, I 
chose SOI, as I had heard it mentioned in several occasions. At the project’s inception, I 
had never researched anythlng on IEEE. At first I was overwhelmed and frustrated; I felt 
I may have bit off more than I could chew. As I began to fine-tune my scope, I found the 
PDSOI device behavior’s similarity to bulk was a good basis of comparison for this 
fundamental discussion. I tied the background research on radiation environments and 
mechanisms to the PDSOI characteristics most relevant to radiation effects. As I wrote 
the paper, I found I had to keep removing material; the write-up could have easily 
doubled in length. Looking back, I feel my understanding of research and basic device 
behavior has accelerated by undertaking this project. All in all, I spent roughly 45 hours 
in development of this paper. 
I learned an immense amount by undertaking this project. My initial topic was 
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